

# Modelling and Real-time Validation of a Two–input High–gain DC–DC Converter with a Reduced Number of Switches

Saikumar Bairabathina\* , S. Balamurugan \* ‡ 

\* School of Electrical Engineering, Vellore Institute of Technology, Vellore, 632014, India

(saikumar183@gmail.com, sbalamurugan@vit.ac.in)

‡ Corresponding Author; Balamurugan S, Associate Professor, School of Electrical Engineering, Vellore Institute of Technology, Vellore, 632014, India, Tel: +91 9994085352, sbalamurugan@vit.ac.in

Received: 17.04.2023 Accepted: 26.05.2023


**Abstract-** Power electronic converters play a major role in different applications such as power generation, transmission, distribution, and emerging electric vehicle (EV) technology. Among different types of power electronic converters, DC-DC converters are taking a crucial responsibility in renewable energy resources-based power generation (RERPG) and EV applications, as there is a huge variation between output and input voltage levels. In this article, the operation and modelling of a dual-input high-gain DC–DC converter with a reduced number of switching elements are discussed. The diode–capacitor voltage multiplier (DCVM) cells are utilized in the suggested converter to achieve the ultra-high gain. Because of the lower number of power semiconductor switches and better design, the designed converter exhibits 97.09% efficiency at the selected duty cycle and power rating. To validate the design, a hardware setup is also produced and tested effectively with OPAL-RT OP5700 real-time simulator (Hardware-in-the-loop). By using this converter, RERPG, and EV systems gain the advantage of lower number of switches, high gain, simple design, minimal voltage stress, and higher efficiency.

**Keywords** DC-DC power converter, power electronics switches, modelling, gain, real-time validation.

## 1. Introduction

Power conversion circuitry is needed to accept the power from various sources, convert it as per the load requirement and send that energy to the load, as the utilization of sources of clean energy grows. The development of energy conversion systems has been made more difficult by the necessity to receive power from various resources, such as fuel cells, photovoltaic (PV) cells and wind energy conversion systems, all of which operate at varying voltages and current levels, and convert that energy to a controlled voltage [1–6]. Multi-input DC-DC converters (MIC) are created to address this issue. As shown in Figure 1, an incorporated multi-input converter is able to be utilized in place of numerous DC–DC converters that are connected to various sources individually. These converters are designed with low component counts, lowered volume and expense, and improved dynamic functionality [7]. Due to the presence of storage units in certain applications, multi-input converters are required to provide an electricity flow route through additional sources or a direct current (DC)

link to supply electricity for the charging of the storage devices [7–14].



**Fig. 1.** Basic block diagram of multi-input DC-DC converter incorporated system.

Multi-input converters can be isolated or non-isolated depending on the purpose [15]. Non-isolated DC–DC converters are preferable in situations where isolation may not be necessary, such as in low-power hybrid-electric

automobiles or solar energy systems. High step-up methodologies are required to be employed in applications involving hybrid vehicles and clean energy sources where the input voltage is minimal [16–18]. Non-isolated multi-input DC–DC converters have recently been introduced in articles.


The authors of [19] published a novel MIC topology with the battery as one of the inputs. Regrettably, the power electronic switches are going through considerably higher voltage stress. A new MIC topology is established in [20] for EV applications. In this topology, multiple relays are utilized to achieve the required operation. This increases the complexity of the circuit. In [21], the researchers developed an ultra-high gain MIC for photovoltaic (PV) panels-powered EVs, but the component count and losses are high. Concurrently, this converter is not capable of delivering power to the battery and load. In [22], the researchers published a new bridge-type MIC for incorporating non-conventional resources. It can produce higher gain with the help of both bidirectional and unidirectional switches but the switching stress is high. It also exhibits the opposite polarity at the output terminals. The researchers of [23] depict a MIC with bidirectional power flow capability. But the count of switches is higher, and the battery should be one of the inputs. The article [24] illustrates the design and validation of a MIC with a lower component count and it also exhibits the lower voltage stress across the switches. Unfortunately, the losses in the converter are high, along with the component count. The authors illustrated a novel high-gain modular MIC in [25]. On the other hand, the component count and voltage stress are really high. Moreover, this converter's number of memory elements is high, so the control circuit design is very complex. In [26], the researchers developed a MIC for low and medium-power renewable energy systems. This non-isolated converter has greater gain at fewer circuit components, but the voltage stress is still high. Furthermore, the count of memory elements remains high, which makes the control design complex. Even though there are multiple types of MICs in the previous studies, there is a crucial need for developing a novel MIC with higher gain, higher efficiency, lower stress, and lower component count for renewable energy resources and EV applications.

In this article, chapter 2 illustrates the working modes of the designed converter. In Chapter 3, the steady-state modelling and stability analysis of the designed converter. The OPAL-RT-based experimental findings are discussed in Chapter 4. Finally, the last nail of the proposed work is hammered in Chapter 5.

**2. Proposed Converter**

The configuration of the proposed two-input high-gain DC–DC converter is shown in Figure 2. In the proposed topology,  $S_1$  &  $S_2$  are the semiconductor switches and  $V_1$  &  $V_2$  are the input voltages.  $I_{L1}$  &  $I_{L2}$  and  $V_{L1}$  &  $V_{L2}$  are the currents and voltages of inductors  $L_1$  &  $L_2$ , respectively. Similarly,  $I_{C1}$ ,  $I_{C2}$  &  $I_{C0}$  and  $V_{C1}$ ,  $V_{C2}$  &  $V_0$  are the currents and voltage of capacitors  $C_1$ ,  $C_2$  &  $C_0$ , respectively.  $R$  is the load

resistance, and  $V_0$  is the output voltage. The diodes  $D_1$ ,  $D_2$  &  $D_3$  are utilized in the suggested converter.



**Fig. 2.** Proposed two-input high-gain DC–DC converter with a reduced number of switches.

Three DCVM cells are employed in the designed topology to stretch the output voltage. This high output voltage can successfully apply to RERPG and EV applications. The operation of the suggested converter is discussed below.

The designed converter technically has three operating modes. As per the mentioned applications, assume the proposed converter operates under continuous conduction mode (CCM).  $T$  and  $f$  are the time period and frequency of the switching sequence, respectively. The time intervals of respective operating modes are  $\delta_{1T}$ ,  $\delta_{2T}$ , and  $(1-\delta_{1T}-\delta_{2T})$ .  $d_1$  and  $d_2$  are the duty ratios of switching pulses of  $S_1$  and  $S_2$ , respectively.

**2.1. Mode-1 ( $0 < t < \delta_1 T$ )**

Figure 3(b) displays the Mode-2 operation of the designed topology. In this mode of operation,  $S_1$  continues its ON state, and the state of  $S_2$  changes to OFF.  $L_1$  continue its charging state, and  $C_1$  starts charging through  $D_2$  with the help of energy from  $V_2$ ,  $L_2$  &  $C_2$ . Still, the  $C_0$  is discharging through  $R$ .

**2.2. Mode-2 ( $\delta_1 T < t < (\delta_1 T + \delta_2 T)$ )**

Figure 3(b) displays the Mode-2 operation of the designed topology. In this mode of operation,  $S_1$  continues its ON state, and the state of  $S_2$  changes to OFF.  $L_1$  continue its charging state, and  $C_1$  starts charging through  $D_2$  with the help of energy from  $V_2$ ,  $L_2$  &  $C_2$ . Still, the  $C_0$  is discharging through  $R$ .

**2.3. Mode-3 ( $(\delta_1 T + \delta_2 T) < t < T$ )**

Figure 3(c) shows the Mode-3 operation of the designed topology. In this mode of operation, the state of  $S_1$  changes to OFF, and the state of  $S_2$  changes to ON.  $L_2$  is in charging condition, and  $C_2$  charges through  $D_1$  with the help of  $V_1$  and  $L_1$ .  $V_1$ ,  $L_1$  &  $C_1$  together supply power to load  $R$ .




Fig. 3. Modes of operation: (a) Mode-1, (b) Mode-2, (c) Mode-3.




Fig. 4. Ideal waveforms of the proposed converter under CCM.

Figure 4 shows the  $i_{L1}$ ,  $i_{L2}$ , and  $V_0$  waveforms of the designed converter in ideal conditions with respect to duty ratios  $d_1$  and  $d_2$ . The mathematical background of the proposed converter, along with the memory elements selection, is discussed in the following section.

### 3. Steady State Modelling

The continuous conduction mode (CCM) of the proposed converter is discussed in this research article. Steady-state modelling illustrates the mathematical modelling of the proposed converter topology under steady-state conditions. Here,  $i_{L1min}$  &  $i_{L1max}$ ,  $i_{L2min}$  &  $i_{L2max}$  and  $V_{0min}$  &  $V_{0max}$  are the minimum and maximum values of  $i_{L1}$ ,  $i_{L2}$ , and  $V_0$  respectively.

Under Mode-1, the mathematical expression of the inductor voltages is displayed in equations (1) & (2).

$$V_{L1} = V_1 \tag{1}$$

$$V_{L2} = V_2 \tag{2}$$

The mathematical equations of the current flowing through load resistor  $R$  are displayed in (3) and (4).

$$I_0 = V_0/R \tag{3}$$

$$I_0 = -I_{C0} = V_0/R \tag{4}$$

The slope expressions of inductor currents, capacitor voltages and output voltage are shown in equations (5), (6), (7), (8) & (9).

$$d i_{L1} / dt = V_1 / L_1 \tag{5}$$

$$d i_{L2} / dt = V_2 / L_2 \tag{6}$$

$$d V_{C1} / dt = 0 \tag{7}$$

$$d V_{C2} / dt = 0 \tag{8}$$

$$d V_0 / dt = (-V_0) / RC_0 \tag{9}$$

Under Mode-2, the mathematical expression of the inductor voltages are displayed in equations (10) & (11).

$$V_{L1} = V_1 \tag{10}$$

$$V_{L2} = V_2 - V_{C1} - V_{C2} \tag{11}$$

The mathematical equations of the current flowing through load resistor R are displayed in equations (12) and (13).

$$I_0 = V_0/R \tag{12}$$

$$I_0 = -I_{C0} = V_0/R \tag{13}$$

The slope expressions of inductor currents, capacitor voltages and output voltage are shown in equations (14), (15), (16), (17) & (18).

$$dI_{L1}/dt = V_1/L_1 \tag{14}$$

$$dI_{L2}/dt = (V_2 - V_{C1} - V_{C2})/L_2 \tag{15}$$

$$dV_{C1}/dt = I_{L1}/C_1 \tag{16}$$

$$dV_{C2}/dt = I_{L1}/C_2 \tag{17}$$

$$dV_0/dt = (-V_0)/RC_0 \tag{18}$$

Under Mode-3, the mathematical expression of the inductor voltages are displayed in equations (19) & (20).

$$V_{L1} = V_1 + V_{C2} \tag{19}$$

$$V_{L2} = V_2 \tag{20}$$

The mathematical equations of the current flowing through load resistor R are displayed in equations (21) and (22).

$$I_0 = V_0/R \tag{21}$$

$$I_0 = -I_{C1} - I_{C0} = V_0/R \tag{22}$$

The slope expressions of inductor currents, capacitor voltages and output voltage are shown in (23), (24), (25), (26) & (27).

$$dI_{L1}/dt = (V_1 + V_{C2})/L_1 \tag{23}$$

$$dI_{L2}/dt = V_2/L_2 \tag{24}$$

$$dV_{C1}/dt = (I_{L1} - (V_0/R))/C_1 \tag{25}$$

$$dV_{C2}/dt = V_0/RC_2 \tag{26}$$

$$dV_0/dt = (I_{L1}/C_1) - (2V_0/RC_2) \tag{27}$$

The resultant of Volt - Sec balance equation at L<sub>1</sub> is given by (28)

$$V_1 + (V_{C2} * (1 - \delta_1 - \delta_2)) = 0 \tag{28}$$

The resultant of Volt - Sec balance equation at L<sub>2</sub> is given by (29)

$$V_2 = (V_0 * \delta_2) + (2 * V_{C2} * \delta_2) \tag{29}$$

By simplifying the equations (28) and (29), the mathematical expression for V<sub>0</sub> can be derived as shown in equations (30) and (31).

$$V_0 = (V_2/\delta_2) + (2 * V_1/(1 - \delta_1 - \delta_2)) \tag{30}$$

The V<sub>0</sub> expression in terms of duty ratios d<sub>1</sub> and d<sub>2</sub> is given by (31).

$$V_0 = V_2/(1 - d_1) + (2 * V_1/(1 - d_2)) \tag{31}$$

### 3.1 Stability

The stability of the proposed converter can be determined by the characteristic equation. To find the characteristic equation, system matrix A is required. To find the system matrix A, the state-space representation of the proposed system is formulated as shown in equations

$$\begin{bmatrix} \frac{dI_{L1}}{dt} \\ \frac{dI_{L2}}{dt} \\ \frac{dV_{C1}}{dt} \\ \frac{dV_{C2}}{dt} \\ \frac{dV_0}{dt} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & \frac{(1-\delta_1-\delta_2)}{L_1} & 0 \\ 0 & 0 & \frac{-\delta_2}{L_2} & \frac{-\delta_2}{L_2} & 0 \\ \frac{(1-\delta_1-\delta_2)}{C_1} & \frac{\delta_2}{C_1} & 0 & 0 & \frac{-(1-\delta_1-\delta_2)}{RC_1} \\ 0 & \frac{\delta_2}{C_2} & 0 & 0 & \frac{(1-\delta_1-\delta_2)}{RC_2} \\ \frac{(1-\delta_1-\delta_2)}{C_1} & 0 & 0 & 0 & -\frac{\delta_1+\delta_2}{RC_0} - \frac{2(1-\delta_1-\delta_2)}{RC_2} \end{bmatrix} \times$$

$$\begin{bmatrix} I_{L1} \\ I_{L2} \\ V_{C1} \\ V_{C2} \\ V_0 \end{bmatrix} + \begin{bmatrix} \frac{1}{L_1} & 0 \\ 0 & \frac{1}{L_2} \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \end{bmatrix} \times \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} \tag{32}$$

$$[V_0] = [0 \ 0 \ 0 \ 0 \ 1] \begin{bmatrix} I_{L1} \\ I_{L2} \\ V_{C1} \\ V_{C2} \\ V_0 \end{bmatrix} \tag{33}$$

To simplify the calculations, consider C<sub>1</sub>=C<sub>2</sub>=C<sub>0</sub>=C. The characteristic equation of the suggested converter is,

$$|A - SI| = 0$$

$$L_1L_2C^3RS^5 + L_1L_2C^2(2 - \delta_1 - \delta_2)S^4 + 2L_1C^2R\delta_2^2S^3 + (2L_1C\delta_2^2(2 - \delta_1 - \delta_2) - L_2C(1 - \delta_1 - \delta_2)^3)S^2 + RC\delta_2^2(1 - \delta_1 - \delta_2)^2S + \delta_2^2(\delta_1 + \delta_2)(1 - \delta_1 - \delta_2)^2 = 0 \tag{34}$$

The general form of characteristic equation of the fifth order system is given in equation (35).

$$aS^5 + bS^4 + cS^3 + dS^2 + fS + e = 0 \tag{35}$$

Where, S is the laplace transform variable.

As described below, the R-H Stability Criterion (RHSC) concept is utilized to understand the stability of the suggested converter topology. By comparing the equations (34) and (35), perform the R-H Stability Criterion (RHSC) concept to find the stability of the designed topology.

$$\begin{array}{c|ccc}
 S^5 & a & c & f \\
 S^4 & \frac{b}{bc-ad} & \frac{d}{bf-ae} & e \\
 S^3 & \frac{bcd+abe-ad^2-fb^2}{b} & \frac{e}{b} & 0 \\
 S^2 & \frac{bcd+abe-ad^2-fb^2}{bc-ad} & e & 0 \\
 S^1 & \frac{(bcd+abe-ad^2-fb^2)(bf-ae)-e(bc-ad)^2}{b(bc+abe-ad^2-fb^2)} & 0 & 0 \\
 S^0 & \frac{e}{e} & 0 & 0
 \end{array}$$

According to the derived RHSC table and RHSC, the proposed converter is stable. The proposed converter exhibits this stability under any duty cycle value below its maximum value.

3.2 Memory elements selection

The inductors L<sub>1</sub> & L<sub>2</sub> design equations are formulated as per the conventional method of calculating inductor values in conventional DC-DC converters. The inductors L<sub>1</sub> & L<sub>2</sub> design formulas are given in the following equations.

$$L_1 = V_1 * (\delta_1 + \delta_2) / (f * \Delta I_{L1}) \tag{36}$$

$$L_2 = V_2 * \delta_1 / (f * \Delta I_{L2}) \tag{37}$$

The design and selection of capacitors C<sub>1</sub>, C<sub>2</sub> & C<sub>0</sub> are done with the help of equation (38)

$$C_1 = C_2 = C_0 = V_0 * (\delta_1 + \delta_2) / (f * R * \Delta V_0) \tag{38}$$

4. Results and Analysis

The steady-state response of the designed DC-DC converter topology in CCM is discussed in this chapter. The selected switching frequency of the proposed converter is 10kHz, so the Isolated-gate bipolar transistors (IGBTs) are utilized.

Table 1. OPAL-RT Simulator (Hardware-in-the-loop) specifications

Parameter/Component	Specifications
Device	OP5700
CPU	Intel® Xeon® E5, 4 core / 3GHz to 32 cores / 2.3GHz
Electrical ratings	Input: 100–240VAC, 50–60Hz, 10/5A Power: 600W
FPGA	Xilinx® Virtex®7 FPGA on VC707 board Processing speed: 200ns–2μs
I/O lines	256 lines
Channels	16 or 32
I/O connectors	4 panels of BD37 connectors
High-speed communication ports	16 SFP sockets, Up to 5 GBps
Monitoring connectors	4 panels of RJ45 connectors
PC interfaces	Standard PC connectors
Minimum possible sampling time	1μs
Software	RT-LAB

A laboratory-based hardware setup is implemented with the help of an OPAL-RT OP5700 real-time simulator to investigate the suggested converter's effectiveness. Initially, the mathematical modeling of the proposed converter is validated successfully in the MATLAB/Simulink environment under a fixed-step solver. The fixed-step mode validated MATLAB model of the proposed converter is uploaded in the RT-LAB software which is necessary for interfacing the MATLAB environment with the OPAL-RT environment. The employed OPAL-RT OP5700 real-time simulator's specifications are mentioned in Table 1. The minimum possible sampling time of this real-time simulator is 1μs. In order to get proper shapes of the required waveforms with minimum distortions as like theoretical waveforms as displayed in Figure 4, the designed converter topology is operated at a sampling time of 5μs. Depending on the selected sampling time, the switching frequencies is calculated as f<sub>s</sub>=10kHz. The first input voltage is considered as V<sub>1</sub>=36V, and the second input voltage is V<sub>2</sub>=48V. By using V<sub>1</sub> and V<sub>2</sub> the suggested converter is modelled to operate at 400V and 1000W. The real-time simulator-based hardware setup of the suggested topology is displayed in Figure 5. The design specifications of the suggested converter are given in Table 2.







Fig. 5. An OPAL-RT OP5700 real-time simulator-based hardware setup of the proposed converter.




**Fig. 6.** Hardware investigation: waveforms of gate pulses of applied at  $S_1$  and  $S_2$ .




**Fig. 10.** Hardware investigation: waveforms of voltage stress of  $S_1$  and  $S_2$  switches.




**Fig. 7.** Hardware investigation: Waveforms of inductor currents and voltages.



**Fig. 11.** Hardware investigation: waveforms of voltages across diodes  $D_1$ ,  $D_2$  and  $D_3$ .



**Fig. 8.** Hardware investigation: waveforms of inductor currents and output voltage.



**Fig. 9.** Hardware investigation: waveforms of input and output voltages.

Figure 6 shows the experimental pulses supplied at the gate of switches  $S_1$  and  $S_2$ . From Figure 6, the amplitude of the pulses is  $V_{GS1}=V_{GS2}=16V$  with 10kHz switching frequency at 0.7 duty cycle. Figure 7 shows the resulted waveforms of inductor currents and voltages during the investigation of the real-time simulator-based hardware setup of the designed converter. From Figure 7, the DC RMS quantities of  $V_{L1}$ ,  $V_{L2}$ ,  $I_{L1}$  and  $I_{L2}$  are 54.8V, 75V, 17.3A and 8.7A. The experimental waveforms of inductors charging and discharging are nearly the same as theoretical waveforms as shown in the operation of the suggested converter.

Figure 8 displays the experimental results of inductor currents and output voltage of the proposed converter. From Figure 8, the DC RMS value of  $V_0$  is 392V. Figure 9 displays the experimental waveforms of input voltages supplied to the proposed converter and respective output voltage at the designed duty cycle. From Figure 9, the DC RMS values of input voltages are  $V_1=34.3V$ ,  $V_2=47.5V$  and the respective DC RMS value of output voltage  $V_0$  is 392V. Figure 10 displays the voltage waveforms across  $S_1$  &  $S_2$  while performing the experimentation. These waveforms help to find the voltage stress (maximum voltage developed across the power electronics switch, when it is in OFF state) of the switch. The voltage stress values of the switches  $S_1$  and  $S_2$  are  $V_{S1}=119V$  and  $V_{S2}=163V$  respectively. Figure 11 shows the experimental waveforms of the voltage across the diodes  $D_1$ ,  $D_2$  and  $D_3$ . In the selected time period,  $V_{D1}$ ,  $V_{D2}$  and  $V_{D3}$  are the maximum voltages (voltage stress) across the diodes  $D_1$ ,  $D_2$  and  $D_3$  respectively. From Figure 11,  $V_{D1}=308V$ ,  $V_{D2}=299V$  and

$V_{D3}=146V$ . Figure 12 and Figure 13 represent the respective output voltage variation and efficiency variation with respect to the duty cycle. From Figure 12, the output voltage of the designed topology can reach up to 1182V at the maximum value of  $\delta_1$ . From Figure 13, the maximum possible efficiency of the designed topology is 97.09% at 0.733 duty cycle and the efficiency will vary from 89.95% to 97.09%.




Fig. 12. Output voltage variation with respect to duty cycle.




Fig. 13. Efficiency variation with respect to duty cycle.




Fig. 14. Efficiency variation with respect to Output power.

The variation of the % Efficiency with respect to output power is displayed in Figure 14. The suggested topology exhibits 97.09% maximum efficiency at the designed power

rating. From Table 3, compared to the existing converters, the designed topology is competent at the power semiconductor component's count, gain, voltage stress and efficiency.

In Table 3,

$$G_{11} = V_0 = \frac{(d_1 + d_2)V_1 + d_2V_2}{1 - d_1 - d_2}$$

$$G_{12} = V_0 = \frac{d_1V_1 + d_2(V_1 + V_2) + d_3V_2}{1 - d_1 - d_2 - d_3}$$

$$G_{13} = V_0 = \frac{d_1V_1 + (1 - d_1)V_2}{1 - d_2}$$

$$G_{14} = V_0 = -\frac{d_1V_1 + d_2V_2 + d_3(V_1 + V_2)}{1 - d_1 - d_2 - d_3}$$

During discharging

$$G_{15} = V_0 = \frac{d_1V_{battery} + (1 - d_1)V_1 + (1 - d_2)V_2}{1 - d_3}$$

During charging

$$G_{16} = V_0 = \frac{-d_1V_{battery} + V_1 + (1 - d_2)V_2}{1 - d_3}$$

$$G_{17} = V_0 = \frac{(2 - d_1)V_1 + V_2}{(1 - d_1)^2}$$

$$G_{18} = V_0 = \frac{d_1 + d_3 + d_5}{1 - d_1 - d_3 - d_5} (V_1(1 - d_3 - d_4) + V_2(1 - d_1 - d_2))$$

$$G_{19} = V_0 = \frac{d_1 + d_2 + d_3}{1 - d_1 - d_2 - d_3} (V_1(d_1 + d_3) + V_2(d_2 + d_3))$$

$$G_{20} = V_0 = V_2/(1 - d_1) + (2 * V_1)/(1 - d_2)$$

**Table 3.** Comparison with the state-of-the-art.

Converter	[19]	[20]	[21]	[22]	[23]	[24]	[25]	[26]	[27]	[28]	Proposed
Output voltage	G <sub>11</sub>	G <sub>12</sub>	G <sub>13</sub>	G <sub>14</sub>	G <sub>15</sub> , G <sub>16</sub>	G <sub>17</sub>	G <sub>17</sub>	G <sub>17</sub>	G <sub>18</sub>	G <sub>19</sub>	G <sub>20</sub>
No. of inputs	2	2	2	2	3	2	2	2	2	2	2
No. of power electronic switches	3	4	3	4	6	8	4	3	4	4	2
Count of diodes	5	3	1	0	2	2	4	3	1	2	3
Voltage stress	High	-	-	High	Low	High	Moderate	Moderate	Moderate	Moderate	Low
Total no. of memory elements	4	2	2	2	2	8	8	6	4	4	5
% Efficiency	93.5	94	93	94	88-94	91	95	94	95.5	96	97.09

### 5. Conclusion

In this article, the design and validation of a dual-input high step-up DC–DC converter with a reduced number of switching elements are discussed. In the designed converter, diode–capacitor voltage multiplier (VM) cells are utilized to achieve the ultra-high gain. Because of the less number of switches and better design, the designed converter exhibits 97.09% efficiency at the selected duty cycle and power rating. An OPAL-RT OP5700 real-time simulator (Hardware-in-the-loop) based hardware setup is developed to validate the design and operation of the proposed converter. The proposed converter gains the advantage of less number of switches, high gain, simple design, minimal voltage stress, and higher efficiency. The designed converter is better suitable for low and medium-powered RERPG and EV systems.

### References

[1] A. Sahbani, K. Cherif, and K. B. Saad, “Multiphase interleaved bidirectional DC-DC converter for electric vehicles and smart grid applications” International Journal of Smart Grid, Vol. 4, no. 2, pp. 80-87, 2020.  
 [2] C. Serir, D. Rekioua, S. Bensmail, A. Belkaid, K. Tadjine, S. Hadji, and I. Colak, “Electrification of a load by a hybrid photovoltaic-wind system with battery storage”, 11th International Conference on Renewable Energy Research and Application, 2022.  
 [3] V. Mishra, R. D. Shukla, and P. Gupta, “An approach towards application of semiconductor electronics converter in autonomous DFIM based wind energy generation system: a review” International Journal of Smart Grid, Vol. 3, no. 3, pp. 152-162, 2019.  
 [4] R. Z. Caglayan, K. Kayisli, N. Zhakiyev, A. Harrouz and I. Colak, “A case study: standalone hybrid renewable

energy systems”, 11th International Conference on Renewable Energy Research and Application, 2022.  
 [5] F. F. Illescas, P. C. Ochoa and D. Icaza, “Study of a hybrid wind-photovoltaic system for energy supply to the Pucará Canton in Ecuador”, 10th International Conference on Smart Grid, 2022.  
 [6] B. Zafar, “Design of a renewable hybrid photovoltaic-electrolyze-PEM/fuel cell system using hydrogen gas”, International Journal of Smart Grid, Vol. 3, no. 4, pp. 201-207, 2019.  
 [7] N. Zhang, D. Sutanto, and K.M. Muttaqi, “A review of topologies of three-port DC–DC converters for the integration of renewable energy and energy storage system”, Renewable and Sustainable Energy Reviews, Vol. 56, pp. 388–401, 2016.  
 [8] Z. Rehman, I. Al-Bahadly, and S. Mukhopadhyay, “Multiinput DC–DC converters in renewable energy applications–An overview”, Renewable and Sustainable Energy Reviews, Vol. 41, pp. 521–539, 2015.  
 [9] P. Zhang, Y. Chen, and Y. Kang, “Non-isolated wide operation range three-port converters with variable structures”, IEEE Journal of Emerging and Selected Topics in Power Electronics, 2017.  
 [10] R. Faraji, and H. Farzanehfard, “Soft-switched nonisolated high step-up three-port DC–DC converter for hybrid energy systems”, IEEE Transactions on Power Electronics, Vol. 33, No. 12, pp. 10101-10111, 2018.  
 [11] A. Deihimi, M.E.S. Mahmoodieh, and R. Irvani, “A new multi-input step-up DC–DC converter for hybrid energy systems”, Electrical Power Systems Research, Vol. 149, pp. 111-124, 2017.  
 [12] S. Danyali, N. S. A. K. Mozaffari, S. H. Hosseini, G. B. Gharehpetian, and M. Sabahi, “New single-stage single-phase three-input DC-AC boost converter for stand-alone



- hybrid PV/FC/UC systems”, *Electrical Power Systems Research*, Vol. 127, pp. 1-12, 2015.
- [13] Y. Hu, C. Gan, Q. Sun, P. Li, J. Wu, and H. Wen, “Modular tri-port high-power converter for SRM based plug-in hybrid electrical trucks”, *IEEE Transactions on Power Electronics*, Vol. 33, pp. 3247-3257, 2018.
- [14] L. Kumar, and S. Jain, “A multiple source DC/DC converter topology”, *International Journal of Electrical Power and Energy Systems*, Vol. 51, pp. 278-291, 2013.
- [15] S. Bairabathina, and S. Balamurugan, “Review on non-isolated multi-input step-up converters for grid-independent hybrid electric vehicles,” *International Journal of Hydrogen Energy*, vol. 45, no. 41, pp. 21687–21713, 2020.
- [16] W. Li, and X. He, “Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications”, *IEEE Transactions on Industrial Electronics*, Vol. 58, pp. 1239-1250, 2011.
- [17] F. L. Tofoli, P. D. de Castro, W. J. de Paula, and D. S. O. Júnior, “Survey on non-isolated high-voltage step-up dc–dc topologies based on the boost converter”, *IET Power Electronics*, Vol. 8, pp. 2044-2057, 2015.
- [18] D. Meneses, F. Blaabjerg, O. Garcia, and J. A. Cobos, “Review and comparison of step-up transformerless topologies for photovoltaic AC-module application”, *IEEE Transactions Power Electronics*, Vol. 28, pp. 2649-2663, 2013.
- [19] K. H. Saeideh, T. Sajjad, R. F. Mohammad, and S. Mehran, “Design and analysis of a novel SEPIC-based multi-input DC/DC converter”, *IET Power Electronics*, Vol. 10, No. 12, pp. 1393-1402, 2017. 1393-1402.
- [20] S. Kumaravel, G. G. Kumar, V. Kuruva, and V. Karthikeyan, “Novel non-isolated modified interleaved DC-DC converter to integrate ultracapacitor and battery sources for electric vehicle application”, *20th National Power Systems Conference*, 2018.
- [21] G. K. Gangavarapu, S. Kumaravel, A. Sivaprasad, and K. Venkitesamy, “Dual input superboost DC–DC converter for solar powered electric vehicle”, *IET Power Electronics*, Vol. 12, No. 9, pp. 2276-2284, 2019.
- [22] A. Sivaprasad, G. K. Gangavarapu, S. Kumaravel, and S. Ashok, “A non-isolated bridge-type DC–DC converter for hybrid energy source integration”, *IEEE Transactions on Industry Applications*, Vol. 55, No. 4, pp. 4033-4043, 2019. 4033-4043.
- [23] K. Varesi, S. H. Hosseini, M. Sabahi, and E. Babaei, “Performance analysis and calculation of critical inductance and output voltage ripple of a simple non-isolated multi-input bidirectional DC-DC converter”, *International Journal of Circuit Theory and Applications*, Vol. 46, No. 3, pp. 543-564, 2018.
- [24] K. Varesi, S. H. Hosseini, M. Sabahi, E. Babaei, S. Saeidabadi, and N. Vosoughi, “Design and analysis of a developed multiport high step-up DC–DC converter with reduced device count and normalized peak inverse voltage on the switches/diodes”, *IEEE Transactions on Power Electronics*, Vol. 34, No. 6, pp. 5464-5475, 2018.
- [25] K. Varesi, S. H. Hosseini, M. Sabahi, and E. Babaei, “Modular nonisolated multi-input high step-up DC–DC converter with reduced normalized voltage stress and component count”, *IET Power Electronics*, Vol. 11, No. 6, pp. 1092-1100, 2018.
- [26] K. Varesi, S. H. Hosseini, M. Sabahi, and E. Babaei, “A high-voltage gain nonisolated noncoupled inductor based multi-input DC-DC topology with reduced number of components for renewable energy systems”, *International Journal of Circuit Theory and Applications*, Vol. 46, No. 3, pp. 505-518, 2018.
- [27] S. Bairabathina, and S. Balamurugan, “Design, prototype validation, and reliability analysis of a multi-input DC/DC converter for grid-independent hybrid electric vehicles”, *International Journal of Circuit Theory and Applications*, 2023.
- [28] S. Bairabathina, and S. Balamurugan, “Design and Validation of a SEPIC-Based Novel Multi-Input DC-DC Converter for Grid-Independent Hybrid Electric Vehicles”, *Energies*, Vol. 15, No. 15, pp.5663, 2022.